FPGA RTL Design Engineer – Board Debug, Intel & Quartus Expert
Intellisoft Technologies
Apply Now
Santa Clara, CA
6–12 Years, Mid-Senior level
31 applicants applicants
About This Role

We are seeking a highly skilled FPGA RTL Design Engineer with strong hands-on experience in Quartus-based FPGA design, Intel & Quartus, and board-level debug. The ideal candidate will work on complex high-speed and precision FPGA systems, taking designs from concept through implementation, bring-up, and validation.

Roles & Responsibilities

Develop and implement FPGA RTL designs using Verilog/VHDL/SystemVerilog. Target and optimize designs for Intel/Altera Quartus FPGA platforms. Perform IP integration, verification, and debug at block and system level. Conduct board bring-up, power/clock validation, and signal integrity analysis. Debug and validate FPGA designs using SignalTap, ChipScope, oscilloscopes, and logic analyzers. Collaborate with hardware and system teams to ensure functional validation and performance optimization.

Required Skills

6–12 years of FPGA design experience, Strong proficiency in RTL design and simulation (Verilog/VHDL/SystemVerilog), Hands-on experience with Quartus, Vivado, and related FPGA toolchains, Expertise in Board Debug and Hardware Bring-up, Experience with lab tools (oscilloscope, logic analyzer, multimeter), Excellent problem-solving and communication skills.

Education Requirements

Not specified

Compensation

$75.00/hr - $80.00/hr

Ready to Apply?

Click below to visit the official job posting and submit your application

Apply on Company Website